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Abstract. A low-noise amplifier with a phase control loop is described in this paper. In 
the proposed circuit, the resonant frequency is auto-tuned to the input signal frequency. In 
that way, high gain (20 dB), a phase shift of -180o between input and output signals, and 
good selective characteristics are obtained. The amplifier is robust to parameter 
variations, ensuring maximal amplification of the input signal regardless of its frequency 
as long as it is within a specified frequency range (880-950 MHz). Hence, the proposed 
circuit possesses self-tuning properties. The stability of the phase loop is analyzed by 
using Lyapunov's control theory. 
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1. INTRODUCTION 
The rapid growth in RF CMOS circuit design techniques has made it possible to inte-
grate the RF frontends, baseband transceivers, and digital circuitry on a single chip. 
However, modern CMOS manufacturing technologies show large process parameters, 
supply voltage, and temperature (PVT) variations. The main design goal now is to main-
tain circuit performance non-sensitive in all possible manufacturing and environmental 
situations. Traditionally, temperature, voltage/current and process variability have been 
addressed separately during the design process. Temperature variations are usually com-
pensated using temperature independent biasing circuits that provide constant volt-
age/current within the defined temperature range [1, 2]. The compensation of process 
variations in RF circuits is usually implemented as on-chip self-calibration approach [3, 
4], meaning that self-calibration appears to be a necessary need for contemporary RF 
chips. To cope with the abovementioned problems, the solutions, based on digitally con-
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trolled binary-weighted capacitor- or current mirror-array [5], master-slave [6] or self-
tuning [7-9] design principles, are used. 
Low-Noise Amplifier (LNA) is one of the basic building blocks in the receiving end 
of wireless communication system. The purpose of LNA is to amplify very weak re-
ceived signal to the acceptable level, while, at the same time, adding as little additional 
noise as possible. In general, if CMOS technology is used, apart from low noise, high 
linearity, sufficient gain, low power consumption and well defined resistive input imped-
ance are important design requirements that LNA has to fulfill. More details concerning 
input impedance matching of the LNA are given in [10, 11]. Methods for reducing the 
effect of gate-drain overlap capacitance Cgd in CMOS RF LNAs are presented in [10, 
12]. Among them cascode configuration is one of the most widely used techniques. 
In this paper, we propose cascode common source LNA with a phase control loop 
forming self-tuning LNA (STLNA). STLNA has a defined phase shift at central (reso-
nant) frequency, so the phase comparison of input and output signals is used for detection 
of amplifier characteristics mismatch. The phase control loop utilizes a phase shift value 
to adjust STLNA to maximal gain. In the proposed STLNA, we use a phase detector for 
phase measurements and MOS varicap for LNA frequency tuning. There are at least two 
benefits from the proposed design: (a) in the presence of parameter perturbations, 
STLNA is always tuned to the input signal frequency, and (b), since it has maximal gain 
at input signal frequency, STLNA could be utilized as a selective amplifier in a wide fre-
quency range. 
The paper is organized as follows. In Section 2, STLNA principle of operation is dis-
cussed. Then, the amplitude and phase characteristics of LNA are given. The details on 
the basic constituents of STLNA are also presented in this Section. The stability analysis 
of STLNA phase control loop is treated in Section 3. To verify the proposed design solu-
tion, simulation results are given in Section 4. Section 5 contains some concluding re-
marks. 
2. STLNA PRINCIPLE OF OPERATION  
The design of STLNA is based on phase control principle similar to the one used in 
[7]. The block diagram of the proposed circuit is presented in Fig. 1. 
As constituent of STLNA, we use LNA implemented in inductively degenerated 
common source topology [13]. LNA is loaded by L1, C1 and MOS varicap, as a voltage 
controlled capacitor [14], forming resonant circuit whose resonant frequency is: 
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where C
*
MVar and V are positive constants, and Vcrtl is a MOS varicap control voltage. 
The phase shift of LNA is: 
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where fs is a frequency of input signal Vin and Q is a quality factor. 
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Fig. 1 Block diagram of STLNA circuit. 
The gain and phase characteristics of LNA are depicted in Fig. 2 for Vctrl within the 
interval 1.7 - 2.7 V, giving resonant frequencies in the range from 880 up to 950 MHz. 
Maximal gain is obtained for the phase shift of -180
o
 with fs = fr. 
Since it is difficult to realize a correct operation of a phase detector at high RF/MW 
frequency, the frequency down conversion of signals Vin and Vout is done by using two 
mixers (MIX1, MIX2), local oscillator (LO) with frequency f0, and two low-pass filters 
(LPF1, LPF2). The results of conversion are signals, Vin_IF and Vout_IF, at lower frequency 
f0 – fs. The frequencies f0 + fs are eliminated by LPF1 and LPF2. These signals are 
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amplified first and, then, shaped to rectangular form by zero crossing detectors (ZCD1, 
ZCD2), composed of CMOS inverter stages. In order to ensure proper operation of phase 
detector (PD), ZCD2 has one inverter stage more than ZCD1, introducing an additional -
180
o
 phase shift to the output signal. In that way, the phase error, estimated by PD, is: 
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PD compares IN and OUT, generating UP and DOWN signals, whose widths are 
proportional to PD. UP (DOWN) signal is high, and DOWN (UP) signal is low, when the 
phase of IN (OUT) leads with respect to the phase of OUT (IN). UP and DOWN signals 
drive a charge pump (CP). By charging and discharging the load capacitor CLPF, CP 
provides Vctrl, which tunes the LNA resonant frequency, so when fs = fr, PD = 0
o
 and  = 
-180
o
, Vin and Vout signals are synchronized but in an opposite phase, and Vout is 
significantly amplified. An operational amplifier (OA) with the unity gain decouples the 
influence of CLPF to MOS varicap capacitance. The control voltage Vctrl is defined as: 
 d
t
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where kcp is a CP gain. 
 
Fig. 2 LNA gain and phase characteristics 
3. STABILITY ANALYSIS  
Taking into account (1), (2) and (5), the phase loop dynamics can be obtained by 
time-differencing (4): 
 
2 3 3
1
* 2 2 2
2
( )( 4 ( ) )
cp MVar s r
PD PD
CVar r s
k QLC f f
V C f Q f f


  
 
. (6) 
 Self-Tuning Low-Noise Amplifier 143 
To prove the phase loop stability, we use the Lyapunov's theorem [15], where the 
Lyapunov's function candidate is selected as 
2 2PDV  . V is positive definite function V > 0 
for PD ≠ 0
o
, V = 0 for PD = 0
o
 
and V → ∞ when PD → ∞. The time–derivative of V is 
given by PD PDV   , and it is negative definite function 0V   for PD ≠ 0
o
. According 
to the Lyapunov's theorem, the phase loop dynamics is globally asymptotically stable, i.e. 
PD→0
o
,  → 180o and fs = fr. 
4. SIMULATION RESULTS  
Verification of the proposed STLNA is performed by Spice simulation with the IHP 
design kit for 0.25 m SiGe BiCMOS [14], and supply voltage Vdd = 3 V. STLNA has the 
following characteristics: gain 20 dB, resonant frequency range from 880 up to 950 MHz, 
f0 =940 MHz, bandwidth BW  (24.4, 26.4) MHz, Q= 36, noise figure 1.28 dB, and –1 dB 
compression point -9.8 dBm. Tab. 1 shows the simulation results of this proposal and 
other similar works, which relate to self-tuning LNA. As indicated in Table 1, power 
consumption and noise figure have been reduced, while the other characteristics are in 
acceptable range comparing with [8,9].  
Table 1 Simulation results of the proposed LNA and other works 
LNA [This paper] Ref. [8] Ref. [9] 
Technology 0.25 m SiGe 0.18 m CMOS 0.2 m GaAs 
Gain 20 dB 26.7 – 30 dB 15.1 – 21.6 dB 
Resonant frequency range 880 – 950 MHz 0.8 – 1.5 GHz 2.4 – 5.2 GHz 
Bandwidth 24.4 – 26.4 MHz – 25 MHz 
Quality factor 36 – 20 – 88 
IIP3 3.7 dBm –9.9 / +10.6 dBm –3 dBm 
Total noise / NF 1.28 dB 3.9 – 4.3 dB 2.8 – 3.8 dB 
–1 dB compression point –9.8 dBm – –8 dBm 
Ptotal 
(LNA core) 
2.34 mW 5.4 – 10.8 mW – 
The phase control loop adjusts circuit resonant frequency by varying Vctrl until fr = fs 
is fulfilled, thus providing maximal gain at the resonant frequency. Time responses of 
STLNA for fs = 915 MHz 
are given in Fig. 3. As it is presented in Fig. 3(a), Vin_IF and 
Vout_IF signals are synchronized and in opposite phase as expected. We can see from Fig. 
3(b) that the steady-state (PD = 0
o
) is reached within 1 s. The proposed STLNA can be 
also utilized for realization of robust band-pass active filters, based on master-slave 
architecture [7]. 
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Fig. 3 Time responses of STLNA (a) Vin_IF and Vout_IF signals (b)  
Phase error PD and control voltage Vctrl 
5. CONCLUSION  
Selective low-noise amplifier (LNA) with self-tuning properties, suitable for VLSI 
implementation, is presented in this paper. Unlike self-tuning solutions based on sensing 
of power [8] or voltage [9] level, the phase control loop is introduced herein to tune the 
circuit resonant frequency to the frequency of input signal. This is done by changing 
MOS varicap capacitance with control voltage, which is proportional to the integral of 
phase error, estimated by phase detector. The self-tuning LNA is working within a 
frequency range from 880 up to 950 MHz, and it has high quality factor Q, and high gain 
(20 dB). The duration of the entire self-tuning process is less than 1 s in full frequency 
range of STLNA operation. The proposed circuit is useful for realization of narrow-band 
amplifiers implemented in heterodyne receivers. Simulation results are promising for 
practical implementation of the described solution. 
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